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Abstract
There is an increasing demand in replacing tin-lead (Sn/Pb) solders with lead-free solders in the electronics
industry due to health and environmental concern. The European Union recently passed a law to ban the use of lead
in electronic products. The ban will go into effect in July of 2006. The Japanese electronics industry has worked to
eliminate lead from consumer electronic products for several years. Although currently there are no specific
regulations banning lead in electronics devices in the United States, many companies and consortiums are working
on lead-free solder initiatives including Intel, Motorola, Agilent Technologies, General Electric, Boeing, NEMI and
many others to avoid a commercial disadvantage.
The solder joints reliability not only depends on the solder joint alloys, but also on the component
metallization and PCB metallization. Reflow profile has significant impact on lead-free solder joint performance
also because it influences wetting and microstructure of the solder joint. Majority researchers use temperature
cycling for accelerated reliability testing since the solder joint failure mainly comes from thermal stress due to CTE
mismatch. A solder joint failure could be caused by crack initiation and growth or by macroscopic solder facture.
There are conflicting views of the reliability comparison between lead-free solders and tin-lead solders.
This paper first reviews lead-free solder alloys, lead-free component finishes, and lead-free PCB surface
finishes. Tin whisker issue is also discussed. Then the lead-free solder joint testing methods are presented; finite
element modeling of lead-free solder joint reliability is reviewed; and experimental data comparing lead-free and
tin-lead solder joint reliability are summarized. Finally the paper gives perspectives of transitions to a totally leadfree manufacturing.
Keywords: Lead free solder, reliability, review
1.

Introduction
There is an increasing demand in replacing
tin-lead (Sn/Pb) solders with lead-free solders in the
electronics industry due to health and environmental
concern.
Traditional eutectic tin-lead solder
(Sn63/Pb37) has been used in electronics industry
exclusively because of its low cost, excellent physical
and chemical properties, and robust reliability.
However, electronic products are normally disposed
in landfill, from which lead will contaminate
underground water and endanger humans. The
shorter life cycle of today’s consumer electronics
increases the environmental impact significantly.
The European Union (EU) passed a law to
ban the use of lead in electronics on February 13,
2003. The ban goes into effect on July 1, 2006. The
Japanese electronics industry has worked to eliminate
lead from consumer electronic products for several
years. Although currently there are no specific

regulations banning lead in electronics devices in the
United States, many companies are working on leadfree solder initiatives including Intel [1], Motorola
[2], Agilent Technologies [3], General Electric,
Boeing [4], and many others to avoid a commercial
disadvantage.
To comply with environmental regulations
and avoid marketing disadvantage, many consortium
have been formed to conduct research on lead-free
solders and lead-free solder joint reliability, for
example, National Electronics Manufacturing
Initiative (NEMI) [5], National Center for
Manufacturing Sciences (NCMS) [6], High Density
Packaging Users Group (HDPUG) [7], Massachusetts
Toxics Use Reduction Institute (TURI) [8], Joint
Group on Pollution Prevention (JGPP) [9], Computer
Aided Life Cycle Engineering (CALCE) in the
University of Maryland [10], Tin Technology [11],
and EU consortium known as IDEALS (Improved
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Design
Life
and
Environmentally
Aware
Manufacturing of Electronic Assemblies by LeadFree Soldering). Many technical societies are active
in organizing activities related to lead-free soldering.
These societies include IPC [12], Surface Mount
Technology Association (SMTA), International
Microelectronics and Packaging Society (IMAPS),
and IEEE/CPMT.
This paper first reviews lead-free solder
alloys, lead-free component finishes, and lead-free
Printed Circuit Board (PCB) surface finishes. Tin
whisker issue is also discussed. Then the lead-free
solder joint testing methods are presented; finite
element modeling of lead-free solder joint reliability
is reviewed; and experimental data comparing leadfree and tin-lead solder joint reliability are
summarized. Finally the paper gives perspectives of
transitions to a totally lead-free manufacturing.
2.

Lead-Free Solder Alloys
The lead-free solder is generally defined as
the lead (Pb) level in solder less than 0.1% by weigh,
though there is no standard lead-free definition yet
[13]. The definition is adopted by Japanese
Electronic Industry Development Association
(JEIDA) and European Union End of Life Vehicles
Directives (EUELVD), and met ASTM B32-96 and
ISO 9453 specifications. But the Joint Electronic
Device Engineering Council (JEDEC) in the United
States recommends lead-free as less than 0.2% lead
by weight. The JEDEC’s definition meets ANSI/JSTD-006 specifications.
In the last 10 years, many lead-free solders
have been proposed and much research and testing
has been done on lead-free solder materials. For
example,
NCMS
recommended
SnAg3.5,
SnAg3.5Bi4.8, and BiSn42. Note that SnAg3.5Bi4.8
means 3.5 percent in weight Ag, and 4.8 percent in
weight Bi, with the leading element Sn making up the
balance to 100%.
NEMI recommended
SnAg3.9Cu0.6 for reflow soldering and SnCu0.7 for
wave soldering. Major Japanese electronics
manufacturers investigated many lead-free solders
including SnAg3.5 and SnAg3.0Cu0.5. A database
of solder properties with emphasis on new lead-free
solders was developed with the support of National
Institute of Standards and Technology (NIST) and
Colorado School of Mines [14].
Among many developed lead-free solders,
tin-silver-copper (SnAgCu or SAC) appears the best
choice as an alternative to Sn/Pb solder for most
applications. There are several variations of the
SnAgCu alloy. The NEMI in the United States
recommends SnAg3.9Cu0.6 for reflow soldering
application [15].
The European consortium –
BRITE-EURAM focused its research and

development efforts on SnAg3.8Cu0.7. The standard
lead-free solder alloy in Japan is SnAg3Cu0.5 [16],
which was recommended by Japan Electronics and
Information Technology Industry (JEITA).
There are several major differences between
SnPb and SnAgCu lead-free solders. First, SnAgCu
solders require higher reflow temperatures than SnPb.
The melting point of SnAg3.8Cu0.7 is 219°C, and
that of SnAg3Cu0.5 is 217°C. All are higher than
eutectic SnPb solder, which has the melting point of
183°C. Second, the wetting of SnAgCu solders is
generally not as good as SnPb alloy [17], although
improvement in spreading was observed in lead-free
solder when a nitrogen atmosphere was used [18].
Third, SnAgCu solder joints have more voids than
SnPb. More voiding was observed when SnAgCu
alloy was assembled with SnPb component finishes
[19, 61]. Fourth, the appearance between SnAgCu
and SnPb is different. SnPb solder joints look shiny
and SnAgCu look dull. This difference requires new
visual inspection specifications for lead-free solder
joints.
3.

Lead-Free Component Finishes
A component lead finish that has
compatibility with solder assembly processes and
product life environments has historically been a well
defined choice, SnPb. However, the advent of lead
free electronics is changing the component lead
finishes offered by component suppliers. This
impacts all electronic equipment manufacturers
whether or not they need to produce lead free
products. Two considerations when choosing an
alternative lead finish are its impact on
manufacturing quality and product reliability.
Component finishes with acceptable manufacturing
quality should have intrinsic solderability with lead
based and lead free solders, a reproducible method
for its application, and a reproducible method for
soldering quality over an economically viable shelf
life. A finish with acceptable product reliability is
intrinsically stable, has a stable reaction with its
neighboring materials and environment, and durable
in the use environment. The component finish also
must meet the environmental requirements of
legislation and be economically viable.
A survey of 72 suppliers responding in the
industry found a variety of component finishes being
proposed [20]. The survey results are shown in
Figure 1. Note that some suppliers offer more than
one component finishes so that the total percent
added up is more than 100%. Some of the finishes
being considering are plated Sn, SnBi, SnCu,
SnCuAg, and NiPd or NiPdAu. The realistic outlook
is that a larger mix of component surface finishes will
be represented on a circuit board assembly for
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consumer and commercial products regardless of
lead-free requirements. The soldering process for an
assembly will need to be compatible with all these
finishes and able to produce a reliable solder joint for
the finish with the poorest intrinsic solderability.
The most popular choice is by far plated tin
(Sn) as evidenced by 51% suppliers offer it as
component finish. This is not surprising since it is a
well controlled bath, easily switched from a SnPb,
low cost, and has good solderability, but is prone to
metal whisker growth as reported by numerous
publications such as NASA [21]. Some high
reliability applications such as Boeing satellite
systems and Raytheon ban pure tin as a component
finish.
Plated Tin is followed in popularity by tin
bismuth (SnBi) and finishes containing nickel
palladium (NiPd or NiPdAu). SnBi is offered by
some component suppliers responding to the survey.
It has been found to solder with acceptable
workmanship
using
SnPb,
SnAg3Cu0.5,
SnAg4.0Cu0.5, and SnBiAg in practice [22]. A SnBi
bath has a higher producer maintenance cost than a
Sn bath due to the high standard electrode potential
between Sn and Bi causing Bi to immersion plate
onto the anode. Nickel Palladium (NiPd) or Nickel
Palladium Gold (NiPdAu) has been offered for many
years by Texas Instruments (TI). The solderability is
slightly less than the other finishes listed but no
reports of solder joint failures have been made when
used on copper leadframes. NEMI Tin Whisker
Users Group recommends NiPdAu as a whisker free
alternative but warns that molding compounds do not
adhere as well to noble metals (Pd, Au) as they do to
Cu [23].
SnCu is another component finish. A tin
copper (SnCu) bath has a higher maintenance cost
than SnBi due to the even higher standard electrode
potential between Sn and Cu causing Cu to
immersion plate onto the anode. The immersion plate
will form a Sn5Cu6 intermetallic layer that can
degrade solderability. Thickness measurement of
SnCu is also difficult when it is plated on a copper
lead frame using conventional methods such as XRay Fluorescence (XRF). Other finishes that are also
offered by a few suppliers are plated SnAg and lead
free solder dipped finishes. Careful control of the
SnAg plating process is needed since the melting
point of the binary alloy increases rapidly above 5%
silver content. SnAgCu solder dipped leads have
been produced with acceptable workmanship in
SnPb, SnAg3.0Cu0.5, and SnCu0.7 soldering
processes [22]. Solder dipped leads after tin plating
has the risk of whisker formation if the solder dipping
does not cover all the tin.

Leadfree Solder Dip,
Other, 4%
3%

SnAg, 5%
SnCu, 7%
SnPb, 8%

Sn, 51%

Au, 12%

NiPd or NiPdAu,
13%

SnCuAg (BGA),
15%
No Reply, 32%
SnBi, 16%

Figure 1 Component Finish Survey

It should be pointed out that the
component finishes listed above are not available for
every package type. Component manufacturers are
undergoing extensive qualification testing for all
lead-free finishes. At this time, most package styles
only have one or two lead-free finishes available. The
common component finish for chip resistors and
capacitors is 100% tin due to its low cost. SnAgCu is
by far the choice for Ball Grid Array (BGA) and
Chip Scale Package (CSP) components. The popular
component finishes for leaded packages such as Quad
Flat Package (QFP) and Small Outline Package
(SOP) are plated tin, SnBi, SnCu, and NiPd or
NiPdAu. NiPdAu (or just plain NiPd) is favorable
for these leadframe packages due to its whisker free
characteristic, especially in fine pitch applications.
There is evidence from published documents
that there is variability in the solderability of lead-free
component finishes. Reliability of solder connections
depends on the integrity of the solder joint and the
component finish is an important constituent. The
component finish interacts with the solder alloy in a
metallurgical reaction to generate a reliable solder joint
is indicated by solderability. Component lead finish
solderability is a function of preconditioning,
temperature, and time. For example, the time a lead is in
contact with molten solder in a wave soldering process
is on the order of 3 to 5 seconds and 60 to 90 seconds
for reflow soldering. Doyle [24] and Fan [25] reported
the effects of preconditioning and solder temperature on
SnPb, Sn, and SnCu finishes. Variability in wetting
among the lead finishes, solder temperature, and the
time to wet is noted. A slight increase in wetting time is
found when using a lead free alloy. Other studies on
Ni/Pd component finishes show comparable results to
SnPb.
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4.

Lead-Free Printed Circuit Board Finishes
The main function of PCB finishes is to
enhance the solderability of the substrate or
underlying layer so that reliable solder joints will
achieve at the board level assembly. Another
important function of PCB finishes is to be wire
bondable.
The most common circuit board finish used
for SnPb products is SnPb Hot Air Solder Leveled
(HASL) finish. There have been a number of
replacements proposed since the early 1990s with the
focus of obtaining flatter pads for fine pitch
components and a desire by the printed circuit board
fabrication industry to eliminate this high
maintenance and difficult to control process. These
finishes have also been proposed and evaluated for
lead-free finishes. The alternatives include organic
solderability preservatives (OSP), gold over nickel
(electroplated or Electroless Nickel Immersion Gold
(ENIG)), immersion silver, immersion tin, and leadfree HASL. The choice of finish has typically
dependent on the process environment (reflow
parameters and alloy dependent) and reports for the
best performing finish has been varied between
testing parties. A rating of circuit board finishes by
the members of the NEMI Tin Whisker Users Group
members shows this variation. Nine participants
rated the risk of the five alternatives (lead-free HASL
uses SnCu) and the results are reproduced in Table 1.
The table is ordered according to preference.
Table 1. NEMI Users Group PCB Finish Rating [23]
Finish

Recommend

Risky

Immersion Ag

6

2

Not
Acceptable
0

Immersion Sn

5

3

0

No
Vote
1
1

OSP (Entek)

5

2

1

1

ENIG

4

2

2

1

HASL (SnCu)

2

4

0

3

4.1 Immersion Silver
Immersion silver is one of the finishes that
are reported to be used successfully with lead-free
solders. Wetting is good, the finish can withstand
multiple reflow passes [26], and it has a good shelf
life (6-12 months). The surface is wire bondable. It
has originally marketed for its flat surface to be
compatible with fine pitch surface mount but is also
an option for lead free assemblies. The thickness is
about 0.127 microns with an optimum range of 0.08
to 0.16 microns. Thickness less than 0.04 microns
will result in poor solderability. Silver is a sacrificial
layer and must dissolve into the solder joint.
Dissolution rate of silver in Sn is slow so soldering
processes with short dwell times (such as hand
soldering and wave soldering) may lead to

incomplete dissolution of silver and the solder joint
will be to the silver coating rather than the copper
surface underneath. This may be tolerated in some
cases but on elevated temperature aging and solidstate diffusion, the Ag3Sn intermetallic can grow at
the interface and the mechanical integrity of the
solder joint will depend on the brittle Ag3Sn
intermetallic compound and underlying copper bond.
4.2 Immersion Tin
Immersion tin is a replacement process. Tin
in the immersion tin solution replaces copper in the
substrate and the copper goes into solution. The
thickness is on the order of 0.1 to 1.5 µm. Over time,
the tin will form an intermetallic compound with Cu
at a rate that is dependent on temperature. Cu6Sn5
and Cu3Sn phases can form that reduce the
solderability of the surface. Shelf life is estimated to
be one year based on storage between 20 and 30°C
for the thickness noted [27]. Multiple reflow passes
with immersion tin is not recommended due to
degradation in solderability after one reflow pass [28]
4.3 ENIG
Electroless Nickel Immersion Gold (ENIG)
is a popular lead free printed circuit board finish
because of its good solderability performance with a
number of lead free solders and ability to withstand
multiple soldering passes. Its solderability was rated
high on the alloys tested as part of the NCMS lead
free study [29]. However, the most popular lead-free
solders, SnAgCu, were not included in the NCMS
study. ENIG was reported to have the least amount
of solder voids in mixed (lead-free and SnPb) and
total lead-free area array soldering conditions [30].
One issue with ENIG is called “black pad”
or “black nickel”. Black pad has given some
reservation to its use. Black pad is a phenomenon
related to some weak solder joints on ENIG surface
finish. After the solder joint interfacial fracture is
revealed, the exposed nickel pad is black. Black pad
is related to the phosphorous content in the
electroless nickel coating bath. High phosphorous
content has good corrosion resistance but will induce
solder joint embrittlement with the growth of an
intermetallic layer through phosphorus enrichment
during soldering. Low phosphorous content in the
electroless nickel coating has poor corrosion
resistance and is attacked by the acidic gold bath,
which enriches phosphorus concentration on the
surface of the electroless nickel coating. The gold
coating dissolves quickly into the solder joint and
exposes the poor solderable, phosphor rich nickel
surface. Careful monitoring and process control is
needed to produce an ENIG quality finish.
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4.4 OSP
Organic Solderability Preservatives (OSP) is
proving to be a popular lead-free PCB finish. OSP is
widely used in Japan as Saeki and Carano [31]
reported that OSP has 69% PCB finish market share
in 2001 in Japan and Asia, and expect to remain
similar level (about 67%) in 2006. In the U.S.,
approximately 26% of PCB finish produced in 2002
use OSP [32]. But it has been reported that OSP
didn’t work well with lead-free solders with higher
melting points. OSP had a higher number of failures
during temperature cycling than compared to
immersion Ag and immersion Sn [33]. OSP is not as
robust to high temperatures as metal finishes and
have a smaller process window. Shear strength tests
are found to be comparable to immersion Ag,
immersion Sn, and ENIG [34].
4.5 Lead-Free HASL
Currently the most popular Sn/Pb finish for
printed circuit boards is HASL. Much attention has
been paid to alternatives to HASL for lead-free
solutions. Studies have been reported on using the
Castin® (a composition of Sn 93-98%, Ag 1.5-3.5%,
Cu .2-2%, and Sb .2-2%) alloy and SnCu0.7 for leadfree HASL [35, 36]. The studies have shown
successful coating of circuits with these alloys. For
example, a study that included using SnCu0.7 HASL
reported good results that are comparable to SnPb
HASL. The test was part of a study by Nortel on
various board and component finishes in a SnCu0.7
soldering process [37]. The primary issues with
HASL are controlling thickness and thermal shock
the circuit board experiences during the process. The
benefits are that solderability is excellent and shelf
life is longer compared to the alternatives. Shelf life
of 1-2 years is expected from a HASL coated board
where OSP and immersion finishes last less than a
year.
4.6 Solderability of PCB Finishes
The wetting behaviors of different lead-free
solders on various PWB surface finishes vary.
Sattiraju, et. al. [18] conducted solder paste spread
tests and wetting balance experiments with
SnAg3.4Bi4.8, SnAg4.0Cu0.5, SnAg3.5, and
SnCu0.7 on Sn, NiAu, Ag, and OSP PCB surface
finishes. They concluded that pure Sn is the best
surface finishes for reflow only once, but is not
suitable for a process with multiple reflow cycles.
OSP has the poorest wetability. They also observed
better spreading when a nitrogen atmosphere was
used.
A study on five board finishes (HASL,
NiAu, immersion Ag, immersion Sn, OSP) on 2512
using the SnAg4.0Cu0.5 solder found that immersion

Ag performed about the same as ENIG and
immersion Sn [33].
The components were
temperature cycled from –55 to 125°C and
continuously monitored according to IPC-SM-785.
Another comparison of immersion Ag and ENIG in
temperature cycling (0 to 100°C) of 2512 chip
resistors using SAC405 found that the immersion Ag
boards had a higher mean life (5803 cycles) than
ENIG (5100 cycles) [38]. However, this study used
interval censoring every 250 cycles and the resistance
was checked at room temperature, which may result
in longer times to indication of failure.
5.

Tin Whisker Formation
Components have been commonly provided
with terminations (a.k.a leads) that have been
typically coated with SnPb to preserve their
solderability in storage and suppress tin whisker
growth. Plated Sn and high Sn content alloys have
been reported to form tin whiskers that may cause
electrical shorting. Tin whiskers are spontaneous
filaments that grow from plated tin surfaces. Note
that tin whiskers grow from vapor deposited tin
surfaces has also been reported [39]. Tin whiskers
can carry more than 20 mA of current with figures as
high as 100 mA reported. The whiskers have grown
long enough to cause an electrical short to adjacent
conductors or break off to cause shorts across other
connections. The root cause of tin whiskers is not
fully understood yet and accelerated test factors have
not been established at this time. The problem has
been confounded by inconsistent test reports
regarding mitigation steps.
Industry groups are in the process of
understanding tin whiskering. In the United States,
NEMI has formed task groups to address modeling,
accelerated testing, and a group in the University of
Maryland (CALCE) has formed to investigate risk
mitigation steps. The Japan Electronics and
Information Technology Industries Association
(JEITA) and the International Tin Research Institute
(ITRI) in Europe are also contributing to tin whisker
research. NEMI has recently proposed an acceptance
test requirement for user acceptance of tin or high tin
content finishes [40]. It requires that mitigation steps
be taken by the component supplier, such as fusing,
nickel barriers, or annealing, be applied to plated Sn
finishes. The test regiment includes ambient storage,
temperature/humidity, and temperature cycling.
Preconditioning is applied to some test groups to
represent soldering processes and one test group is
biased at 5V. A control group that is expected to
whisker and a reference group (i.e. SnPb) are run
through the test procedures with the samples.
Whiskers must appear on any of the test groups for
the test regime to be valid.
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Not all lead free finishes whisker the same.
Noble metal finishes do no grow whiskers. A
comparison of whisker propensity for several
different lead finishes submitted to 60˚C/95%RH is
listed in Table 2 [41]. Any of the high Sn content
finishes have a propensity for producing whiskers. It
has been reported that SnCu grows whiskers more
rapidly and longer than Sn but Sn grows a greater
quantity. Generally it is accepted that SnPb does not
form whiskers but there have been reports of SnPb
whisker formation [21].
Table 2 Tin Whisker Propensity Rank
Ranked By Length
Ranked by Quantity
(longer to shorter)
(most to least)
SnCu (120 µm)
Sn
Sn (80 µm)
SnCu
SnBi (50 µm)
SnBi
SnPb (40 µm)
SnPb
Whisker formation of SnBi has been
reported in a report from Texas Instruments [39].
The whisker lengths are short (50 µm), but it is not
known whether they would continue to grow at the
same rate. The NEMI Tin Whisker Users Group
includes SnBi as a whisker mitigation step in
concentrations of 2 to 10% by weight used with leadfree solders [23]. However, used with SnPb solder
there is a concern about forming the low melting
point (96˚C) SnPbBi ternary phase when Bi
concentration is greater than 5%. It is recommended
that Bi concentration be limited to 3 to 5% by weight
in a SnBi plated lead.

performance of the joint. Because of this, it is
inappropriate to say “lead-free solders in general are
more reliable than SnPb, or vice-verse.” We should
specify the detailed information on components,
boards, solders, and testing conditions. In addition,
the manufacturing assembly processes would
contribute the reliability of the solder joint. For
example, reflow profile will influence wetting and
microstructure of the solder joint. The reflow profile
of SnPb and SnAgCu should be different due to
different melting temperature. To make the reliability
comparison between SnPb and SnAgCu solders
meaningful, the reflow profile should be optimized
for the specific solder alloy.
A solder joint consists of the solder alloy,
the component metallization, and the PCB
metallization as shown in Figure 2. Failure of a
solder joint can occur at the bulk solder or at the
interfacial intermetallic layer between the solder and
the component or between the solder and the PCB. A
solder joint failure could be caused by crack initiation
and growth (fatigue failure), or by macroscopic
solder facture (facture failure). The crack initiation
and growth is generally the result of grain coarsening,
grain boundary sliding, or void formation and growth
when solder joints experience stress under the
reliability tests or service conditions.

wetting

Reliability of lead free solder joints
Although SnAgCu alloy is likely to be the
replacement of Sn/Pb solder, the solder joint
reliability database has not been established yet.
Tonapi [42] stated that the absence of critical data on
the reliability of lead-free solder joint assemblies has
become of increasing concern but the available data
has been improving since his publication.
Reliability of a solder joint is defined as the
probability that the solder joint can perform a
required function under given conditions for a given
time interval. So reliability is application specific and
the reliability of a solder joint depends on the
component (including size, packaging type, and
component surface finish or metallization), the PCB
board finish, the solder paste, solder joint geometry
and test conditions. Component sizes and packaging
types, and test conditions determine the loading
condition on the solder joint. Intermetallic layers
formed at the interfaces between the solder and the
component metallization, and between the solder and
the PCB metallization will affect the mechanical

Component lead surface finish

6.

Solder

Intermetallic layer
PCB surface finish

Figure 2. A typical solder joint
Fatigue failure is normally the result of
power cycling, temperature cycling, or mechanical
vibration. Facture failure commonly results from
bending, twisting, mechanical shock, and free fall
drop. The most common reliability threat comes
from stress-relaxation based (thermal) fatigue
damage [43]. Life prediction of a solder joint can be
achieved by mathematical modeling and/or
experimental testing.
6.1 Reliability modeling
The thermal fatigue life of a solder joint is
dominated by the joint’s creep responses to thermal
cycling. The solder joint life can be estimated by the
Coffin-Mansion equation as reported by Lau et al.
[44]:
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N f = ψ (∆W )

ϕ

(1)

where N f is the number of thermal cycles to failure,

∆W is the creep strain energy density per cycle, and

ψ

and ϕ are fatigue crack-growth material
constants. Lau et al. [45] further demonstrated that
for a given joint structure (geometry), material
properties (PCB, IC package, and solder), and
thermal loading cycle, the creep strain energy density
per cycle, ∆W , can be determined by creep analysis
using Finite Element Analysis (FEA) method. While
powerful FEA tools are readily available, the
constants in the constitutive equations for FEA input
have to be obtained from experiments. The material
data such as Young’s modulus, coefficient of thermal
expansion, and normal creep strain rate of a lead-free
solder (95.5Sn-3.9Ag-0.6Cu) were obtained by
Vianco and Rejent [46] and can be used for FEA.
However, the critical fatigue crack-growth constants
(ψ and ϕ in Eq. (1)) for this lead-free solder are not
currently available for quantitative reliability
predictions.
With the same lead-free Sn-Ag-Cu alloy,
wave soldering of light-emitting diode (LED) display
assembly was tested and analyzed [47]. In the finite
element creep analysis, the LED display on a plated
through hole (PTH) PCB was modeled as plane strain
condition and the creep strain energy density per
thermal cycle, ∆W ,was calculated. As the quantity
of ∆W is very small, it was concluded, qualitatively,
that the solder joint should be reliable under normal
operating conditions. It should be noted that, in these
FEA efforts, the thermal expansion mismatch
between materials leads to shear stress and creep
shear strain. The joints were analyzed based on
continuum models without imperfections. Failure
mechanisms such as crack initiation and void growth
were not specifically addressed.
6.2 Experimental testing methods
Experimental evaluation of a solder joint
reliability is often through accelerated reliability tests
though acceleration factors are not well understood
yet. The accelerated reliability tests include power
cycling, temperature cycling, thermal shock,
mechanical vibration, mechanical shock, bend test,
and free fall drop test. Which tests should be
performed depends on product requirements and
service environmental conditions.
The most common accelerated reliability
test is temperature cycling because it simulates
thermo-mechanical solder fatigue, which is the key
failure mechanism in solder joints. During field
service, the solder joints are subjected to thermal-

mechanical stresses resulting from the coefficient of
thermal expansion (CTE) mismatch between the
package and the board caused either by power
cycling or environmental temperature changes. Two
common temperature cycle profiles used in reliability
tests are:
1. Thermal cycling from -40°C to 125°C per
JEDEC JESD22-A104B (July 2000, Condition
G)
2. Thermal cycling from 0°C to 100°C per IPC9701 Test Condition 1.
How can we determine a solder joint has
failed after the accelerated reliability tests? Functions
of a solder joint are to provide mechanical
interconnection and electrical interconnection. Thus,
if the joint is unable to resist enough mechanical
load, or the solder joint resistance increases
significantly (even electrical open), we say the solder
joint fails. Accordingly, there are two solder joint
performance evaluation methods. One is to monitor
pull strength or shear strength after every certain
number of temperature cycles or other reliability tests
[48 and 49]. The other is to monitor resistance
change after certain number of temperature cycles or
other reliability tests [50, 51, and 52]. Few
researchers use visual inspection to evaluate the
solder joint quality [53]. Visual inspection is highly
unreliable and labor intensive. It should be pointed
out that the visual inspection specifications for leadfree solder joints should be different from that for
SnPb joints because lead-free solder joints look less
shiny comparing with SnPb. IPC is revising the IPC610 standard to revision D for lead-free
workmanship. It is expected to release in November
2004.
Pull test can be used for leadframe packages
such as QFP and SOP to evaluate solder joint
performance. The pull test is generally performed at
a 45° angle as shown in Figure 3 to create a
combination of tensile and shear stress on the solder
joint [48 and 49]. Note that the pull strength at the
hook is different from the pull strength at the solder
joint. The pull strength at the solder joint can be
calculated given the geometry of the lead. For chip
resistors and BGA packages, shear test rather than
pull test is used because there is no lead in these
packages to pull. One concern of shear testing on
BGA packages is that there may be no significant
difference in shear strength between good joints and
bad joints if only one or two solder joints cracked or
failed and all others are still in good shape.
Resistance monitoring is another popular
way to evaluate solder joint performance. Based on
IPC-9701, the practical definition of solder joint
failure is the interruption of electrical continuity
(>1000 ohms) for periods greater than 1 microsecond.
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An event detector (AnaTech or equivalent
conforming to IPC-9701) is used to monitor the
resistor of each channel and record the time of each
potential failure (resistor exceeds the reference
threshold resistor value). Generally daisy-chained
dummy components and daisy-chained routed PCBs
are used in the test. One of daisy-chain patterns for
dummy components with N leads is as follows: lead
1 is connected to lead 2, lead 3 is connected to lead 4,
…, lead N-3 is connected to lead N-2, lead N-1 is
connected to lead N. In order to create a electrical
continuity, a corresponding daisy-chain pattern for
the PCB have connections as follows: pad for lead 2
is connected to pad for lead 3, pad for lead 4 is
connected to pad for lead 5, … , pad for lead N-2 is
connected to pad for lead N-1. Test points should be
connected to pad for lead 1 and pad for lead N. Note
that different companies may offer dummy
components with different daisy-chain patterns.
F

Figure 3. A typical pull test method

strain amplitude applications and vice verse at high
strain amplitude applications. Researchers at the
CALCE consortium did the reliability study and drew
the same conclusion as shown in Figure 4 [54].
For chip resistors/capacitors and leadless
packages, the applied strain can be approximately
(rough first-order) estimated

γ=

d∆T∆α
h

(2)

where γ is applied strain on solder joints, d is the
distance to the neutral point (DNP), ∆T is the
temperature difference, and ∆α is the CTE difference
between the package and PCB substrate. Here
assume all the deformation is taken by the solder
joint. But for QFP packages, applied strain on solder
joints during temperature cycles is generally much
lower than calculated by Equation 2 because of the
compliance lead shape. Thus Equation 2 cannot
apply for QFP packages.
For BGA packages, Equation 2 is not
appropriate either. If based on Equation 2, the solder
joints at the outer perimeter of a BGA package would
experience the maximum strain because of the largest
DNP and fail first. However, experiments results
from Motorola’s PBGA packages found that the
solder joints under and proximate to the silicon die
perimeter tend to fail first [55]. This is because of
the local CTE mismatch between the silicon die and
the Bismaleimide Triazine (BT) substrate. BT is a
PBGA substrate material. Nonlinear FEA by Lee and
Lau [56] confirmed the results. Lau [57] presented
stress-strain analysis for various BGA packages.

To understand how a solder joint fails, the
cross-sections of solder joints are commonly
characterized by scanning electron microscopy
(SEM), or voids or cracks are examined using X-Ray.
Through the analytical tools, the microscopic
structure of solder joints can be revealed.
6.3 Experimental Testing Results
The lead-free solder joint reliability studies
have been reported a lot recently although many
questions remain. Some researchers reported the
reliability of SnAgCu is equivalent or better than
SnPb in terms of cycles to failure in temperature
cycling tests, while others reported vice verse. As
discussed before, solder joint reliability is application
specific. It not only depends on the component finish,
the solder paste, solder joint geometry, and PCB
finishes, but also depends on the assembly processes
and the testing conditions. It seems that many
thermal fatigue experimental data suggested a
conclusion: SnAgCu alloys outperform SnPb at low

Figure 4. Comparison of Temperature Cycling
Mechanical Durability [54]
6.3.1 Experimental results on leadframe packages:
Overall, experimental data show that
SnAgCu solder joints of QFP packages are as reliable
as SnPb. For example, Stam and Davitt [43] reported
no failure of solder joints of QFP packages with
SnPb15 finish assembled on four board finishes
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(OSP-Cu, Immersion Sn, Immersion Ag, and NiAu)
using three solder alloys (SnPb62Ag, SnAg3.8Cu0.7,
and SnAgCuX) for up to 5000 power cycles from
room to 100°C. They also reported no pull strength
of QFP leads decreased after 5000 cycles. Board
level reliability testing on five plating finishes using
three different solders is reported by Nakadaira [41].
The plating finishes were Sn, SnBi2, SnCu0.7,
Ni/Pd/Au, and SnPb15. The solders were SnPb37,
SnAg3.5Cu0.7, and SnAg2.5Bi1.0Cu0.5. Four types
of packages (LQFP64, PLCC44, QFP100, and
PQFP132) were daisy chained and temperature
cycled between –40 to 125°C using IPC-SM-785
guidance. It was concluded that all the finishes
performed comparably with no significant failures
before 3500 cycles. Since the strain of solder joints
of QFP packages is low, these experimental data
agrees with the conclusion: SnAgCu alloys are as
reliable as or better than the Sn/Pb.
6.3.2. Experimental results on chip resistors:
Suhling, et. al. [58] compared thermal
cycling reliability of lead-free solder joints of chip
resistors 2512. The board finish was ENIG and chip
resistor finish was pure Sn. Two temperature cycles
profiles (-40 to 125°C and -40 to 150°C) were used
and 6,000 cycles each were completed. They found
that the reliability of SnAg3.8Cu0.7 and SnPb37
solder alloys were similar at the temperature range
from -40 to 125°C, but SnPb37 outperforms
SnAg3.8Cu0.7 at the temperature range from -40 to
150°C. Based on Equation 2, solder joints have
lower strain at the temperature range from -40 to
125°C than that the temperature range from -40 to
150°C. Thus, the result is consistent with the earlier
conclusion. Woodrow [4] found SnPb outperforms
SnAgCu in a reliability study of 1206 chip resistors
with SnCu0.7 finish. Three board finishes were
tested: immersion Ag, NiAu, and OSP. The
temperature cycle was from -55 to 125°C. He also
reported that SnAgCu solder joints were slightly
stronger than SnPb before temperature cycling.
Geiger, et. al [59] did cyclic bending tests and shear
tests on 0201 resistors with SnPb10 finish. The
board finish was ENIG. They compared SnPb solder
and SnAg3.9Cu0.6 solder and found no significant
difference to the bending test failures up to 300,000
cycles. They also reported the SnAgCu solder shear
strength was about 15% higher than the Sn/Pb solder.
6.3.3 Experimental results on BGA packages:
Although Equation 2 is not suitable for
calculating the strain of BGA package, generally
speaking, Ceramic BGA (CBGA) has larger strain
than Plastic BGA (PBGA) because the CTE

difference between the CBGA and the FR-4 board is
much larger than between the PBGA and the FR-4
board. The strain of BGA solder joints is not only a
function of package material, but also a function of
package size and standoff height. BGA ball size can
have an impact on reliability.
At low strain amplitude application,
SnAgCu seems as good as or outperform SnPb. For
example, Syed [59] reported SnAgCu showed better
performance in reliability than SnPb. He assembled
both PBGA and flexXBGA packages on FR-4 board
with OSP finish. Temperature cycling was from -55
to 125°C. Note that flexXBGA uses polyimide tape
substrate, which has similar CTE as that of FR-4
board. Lau, et. al. [50] reported there were no solder
joint failures on the lead-free balled flexBGA with
both SnAgCu and SnPb solder pastes on all the SnCu HASL, Ni-Au, and OSP PCBs during temperature
cycles from 0 to 100°C for 6,000 cycles.
At high strain amplitude application, the
reliability of SnAgCu seems poorer than SnPb. For
example, Lau, et. al. [50] reported the test results for
the Ceramic Column Grid Array (CCGA) packages
with both SnAgCu and SnPb solder paste on PCBs
with three finishes: Sn-Cu HASL, Ni-Au, and OSP.
They found failures on all the three PCBs with
SnAgCu, but no failures with SnPb solder paste.
Though no specific strain value was
calculated and compared in published papers, it
seems in general that the following conclusion is
valid: the reliability of SnAgCu is similar to or better
than SnPb at low strain amplitude applications and
vice verse at high strain amplitude applications. Note
that the conclusion is drawn from thermal fatigue
modeling and experimental data.
Several researchers noticed that SnAgCu
solder joints have higher pull or shear strength than
SnPb before reliability tests. That is easy to
understand because SnAgCu alloy has higher yield
strength than SnPb.
The authors notice that the component
metallization and PCB board metallization may not
be as critical as solder alloy in fatigue failure mode.
But the metallization may be more critical in facture
failure mode because it determines the intermetallic
characteristic. For example, Arra, et. al. [49]
compared mechanical performance of SnAuCu solder
joint on QFP208 component with fours finishes
(Ni/Pd/Au, SnPb15, SnBi2, and Sn100) under the
free fall drop test. The PCB finishes were immersion
Ag and OSP. They found the intermetallic layer
formed between Ni/Pd/Au finish and SnAgCu solder
was brittle and resulted in failure earlier in the free
fall drop test.
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7.

Transition to total lead-free manufacturing
There are three routes to convert tin-lead
soldering to totally lead-free soldering as shown in
Figure 5 [60]. Route A is desirable. However, some
lead-free finish components may not be available at
this time, so companies choose route B. For other
companies that allow having lead (Pb) in their
electronic equipment by 2010 granted by EU RoHS
directive, route C is applicable.
To switch to lead-free manufacturing, some
of surface mount assembly processes needs to be
adjusted. Surface mount assembly includes solder
paste stencil printing, pick and place, and solder
reflow processes. Compared SnPb soldering with
lead-free soldering, there is no significant difference
in stencil printing and pick and place processes. The
key response variable in the stencil printing process
is the solder volume deposited. The stencil printing
process is solder paste characterization dependant,
not solder alloy dependant. But there are significant
differences in solder reflow process.
These
differences include higher reflow temperature and
poorer wetting in lead-free soldering. A new reflow
profile with different time and temperature is needed
for lead-free soldering. The high reflow temperature
may damage sensitive components.
There are many issues in routes B and C
transition. One of them is the void. More voids have
been reported in the solder joints of BGA packages
made with SnAgCu solder balled and SnPb solder
paste [30] and made with SnPb solder balled and
SnAgCu solder paste [61]. How the voids would
affect the long-term solder joint reliability is
unknown. It is necessary to establish the relationship
between the void (including the size of void, the
number of voids, and the location of voids) and longterm reliability. Smetana, et. al. [61] summarized
other concerns over routes B and C.

Figure 5. Transition to total lead-free
8.

Summary
Electronics industry has identified lead-free
solder alloy SnAgCu as possible alternates to eutectic
SnPb37 solder, though an agreement on the exact
composition has not been achieved.

The common lead-free component finishes
include pure Sn, SnBi, SnCu, NiPdAu, and SnAgCu.
At this time, the leading finish available for BGA and
CSP packages is SnAgCu, and that for chip resistors
is pure tin. Pure Sn, SnBi, SnCu, and NiPdAu are
available to QFPs and SOPs, and NiPdAu may be
favorable for these leadframe packages due to its
whisker free characteristic. The leading PCB surface
finishes are OSP, ENIG, Immersion Ag, Immersion
Sn, and HASL SnCu.
SnAgCu solder joints are generally stronger
than SnPb before reliability tests because SnAgCu
alloy has higher yield strength that SnPb.
Reliability of SnAgCu is application
specific.
At low strain amplitude application,
SnAgCu seems outperform SnPb. At high strain
amplitude application, SnAgCu performance is
poorer than SnPb.
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